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Motivation 
• Reversible circuits dissipate less power than 
irreversible circuits 
• Reversible circuits can be used as a part of 
irreversible computing devices to allow low-
power design using current technologies like 
CMOS 
• Reversible circuits can be realized using 
quantum technologies 
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Motivation (contd.) 
• Reversible circuits have been implemented in 
ultra-low-power CMOS technology, optical 
technology, quantum technology, 
nanotechnology, quantum dot, and DNA 
technology 
 
• Most of the reversible logic synthesis attempts 
are concentrated on reversible combinational 
logic synthesis  
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Motivation (contd.) 
• Only limited attempts have been made in the 
field of reversible sequential circuits 
 
• Most papers present reversible design of 
latches and flip-flops and suggest that 
sequential circuits be constructed by replacing 
the latches and flip-flops of traditional designs 
by the reversible latches and flip-flops 
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Motivation (contd.) 
• In this paper, we concentrate on design of 
synchronous counters directly from reversible 
gates  
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Background 
• A gate (or a circuit) is reversible if the mapping 
from the input set to the output set is 
bijective 
 
• The bijective mapping from the input set to 
the output set implies that a reversible circuit 
has the same number of inputs and outputs 
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Background (contd.) 
 
 
 
 
 
 
 
 
 
Figure 1. Commonly used reversible gates – symbols and truth 
tables 
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Background (contd.) 
• Toffoli gate may have more than three 
inputs/outputs. 
 
• In an n×n Toffoli gate, the first (n – 1) inputs 
(say A1, A2, , An1) are control inputs and 
the last input (say An) is the target input. 
 
• The value of the target output is                        
P = A1A2An1  An  
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Background (contd.) 
• The 1×1 and 2×2 gates are technology 
realizable primitive gates and their realization 
costs (quantum costs) are assumed to be one 
 
• The 3×3 Toffoli gate can be realized using five 
2×2 primitive gates 
 
• The 3×3 Fredkin gate can be realized using 
five 2×2 primitive gates 
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Background (contd.) 
 
 
 
 
 
 
 
Figure 2. Realizations of (a) 4×4 (cost = 10, garbage = 
1) and (b) 5×5 Toffoli gates (cost = 15, garbage = 2) 
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Previous Works on Reversible Sequential Logic 
(contd.) 
• All the above works present reversible design of 
latches and flip-flops 
 
• They suggest that reversible sequential circuit 
can be constructed by replacing flip-flops and 
gates of traditional design by their reversible 
counterparts 
 
• The (non-clocked) latches have limited 
usefulness in practical sequential logic design 
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Previous Works on Reversible Sequential Logic 
(contd.) 
• Level-triggered flip-flops and edge-
triggered/master-slave flip-flops have 
usefulness in sequential logic design 
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Previous Works on Reversible Sequential Logic 
(contd.) 
TABLE I. Comparison of realization costs and number of garbage 
outputs (separated by comma) of level-triggered flip-flop and 
edge-triggered/master-slave flip-flop designs 
Ref Level-triggered flip-flop Edge-triggered/master-slave flip-flop 
RS JK D T RS JK D T 
[24] 50,16 62,18 51,16 63,18 
[25] 12,4 10,2 7,2 22,6 12,3 13,3 
[26] 6,2 6,2 13,4 17,4 
[27] 26,5 6,2 6,2 43,4 13,3 13,3 
[28] 18,3 12,3 7,2 6,2 24,3 18,3 13,2 12,2 
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Rversible Logic Synthesis using PPRM 
Expression 
• Positive Davio expansion on all variables 
results into PPRM expression  
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Rversible Logic Synthesis using PPRM 
Expression (contd.) 
• An n-variable PPRM expression can be 
represented as 
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Rversible Logic Synthesis using PPRM 
Expression (contd.) 
 
 
 
 
 
 
Figure 3. Computation of PPRM coefficients 
from output vector  
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Figure 3. Computation of PPRM coefficients 
from output vector  
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Rversible Logic Synthesis using PPRM 
Expression (contd.) 
• The PPRM expression is written from the 
final coefficient vector 
 
• The resulting PPRM expression for the given 
function in Figure 3 is 
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Rversible Logic Synthesis using PPRM 
Expression (contd.) 
• The PPRM expression can be realized as a 
cascade of Feynman and Toffoli gates 
 
 
 
 
Figure 4. Realization of PPRM expression as 
cascade of Feynman and Toffoli gates   
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Synthesis of Synchronous Counter 
• We construct truth table considering the clock 
input and the present states as the inputs and 
considering the next states as the outputs 
 
• Then we calculate PPRM expression of all the 
outputs and realize them as cascade of 
Feynman and Toffoli gates  
 
• The feedback from the next state output to the 
present state input is done by making a copy of 
the next state output using Feynman gate  
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Synthesis of Synchronous Counter (contd.) 
• The synthesized counter is a level-triggered 
sequential circuit and clock pulse width has 
to determined based on the total delay of 
the circuit 
• SHOULD WE DO THIS FOR REVERSIBLE 
SIMULATE? 
• Quantum? 
• Quantum is different 
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Synthesis of Synchronous Counter (contd.) 
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Input Output PPRM Coefficients 
CQ2tQ1tQ0t Q2t+1Q1t+1Q0t+1 Q2t+1Q1t+1Q0t+1 
0000 000 000 
0001 001 001 
0010 010 010 
0011 011 000 
0100 100 100 
0101 101 000 
0110 110 000 
0111 111 000 
1000 001 001 
1001 010 010 
1010 011 000 
1011 100 100 
1100 101 000 
1101 110 000 
1110 111 000 
1111 000 000 
TABLE II. Truth table and 
PPRM coefficients of  the next 
state outputs for mod 8 up 
counter  
Synthesis of Synchronous Counter (contd.) 
The PPRM expressions for the next state outputs 
are 
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Synthesis of Synchronous Counter by direct 
method 
 
 
 
 
 
 
Figure 5. Reversible circuit for mod 8 up counter 
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Cost = 19 
Garbage = 2 
Modulo  8 counter 
• Figure 5. Reversible circuit for mod 8 up counter. 
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Synthesis of Synchronous Counter (contd.) 
 
 
 
 
 
Figure 6. Traditional circuit for mod 8 up counter 
ISMVL 2011, 23-25 May 2011, Tuusula, Finland 
2
T
2
Q
C
1
T
1
Q
C
0
T
0
Q
C
1
C
2
Q
2
Q
1
Q
0
Q
• Figure 7. Reversible circuit for mod 8 up counter after replacement 
of the T flip-flops and AND gates of Figure 6 by their reversible 
counter parts. 
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mod 8 up counter by replacement method: 
Cost = 24 
Garbage = 4 
Direct  Synthesis of Mod 16 Synchronous 
Counter 
• We can determine the PPRM expressions for 
the next state outputs of mod 16 up counter 
as follows  
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Direct Synthesis of Mod 16 Synchronous 
Counter 
 
 
 
 
 
 
Figure 8. Reversible circuit for mod 16 up counter  
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Synthesis of classical Mod 16 Synchronous 
Counter 
 
 
 
 
 
Figure 9. Traditional circuit for mod 16 up counter  
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Direct Synthesis of Reversible circuit for mod 16 up 
counter. 
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Figure 10. Reversible circuit for mod 16 up counter after replacement of the T 
flip-flops and AND gates of Figure 9 by their reversible counter parts. 
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Synthesis of Synchronous Counter (contd.) 
TABLE III. Comparison of our direct design and 
replacement technique for mod 8 and mod 
16 up counters 
Our direct technique Replacement technique 
Counter Cost Garbage Cost Garbage 
mod 8 19 2 24 4 
mod 16 35 4 40 6 
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CONCLUSION: Our method creates counters of  smaller quantum 
cost and number of  garbages than the previous methods 
Synthesis of Synchronous Counter (contd.) 
• PPRM expressions of the next state outputs 
can be written in general terms as follows  
                                                                     for i > 0 
                                   for i = 0 
 
• These generalized PPRM expressions allow 
us to implement any up counter directly 
from reversible gates very efficiently  
ISMVL 2011, 23-25 May 2011, Tuusula, Finland 
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Conclusions 
1. Reversible logic is very important for low power and quantum 
circuit design.  
 
2. Most of the attempts on reversible logic design concentrate on 
reversible combinational logic design [9-22].  
 
3. Only a few attempts were made on reversible sequential circuit 
design [23-28, 32-35]. 
 
4.  The major works on reversible sequential circuit design [23-27] 
propose implementations of flip-flops and suggest that 
sequential circuit be constructed by replacing the flip-flops and 
gates of the traditional designs by their reversible counter 
parts.  
 
 
Conclusions 2 
• These methods produce circuits with high realization costs 
and many garbages 
 
• We present a method of synchronous counter design 
directly from reversible gates  
 
• This method produces circuit with lesser realization cost and 
lesser garbage outputs  
 
• The proposed method generates expressions for the next 
state outputs, which can be expressed in general terms for 
all up counters  
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Conclusions 3 
• This generalization of the expressions for the next state outputs 
makes synchronous up counter design very easy and efficient. 
 
•  Traditionally, state minimization and state assignment are parts 
of the entire synthesis procedure of finite state machines.  
 
• The role of these two processes in the realization of reversible 
sequential circuits [32,34] has been investigated by us 
 
• It should be further investigated. 
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Conclusions 4 
• We showed a method that is specialized to certain type of counters. 
 
•  We created a similar method for quantum circuits which is specialized to 
other types of counters 
 
• T flip-flops are good for counters 
 
• T flip-flops are good for arbitrary state machines realized in reversible circuits. 
 
• Excitation functions of T ffs are realized as products of EXORs of literals and 
Inclusive Sums of literals 
 
• Don’t’ cares should be used to realize functions of the form:  
Linear variable decomposition – Kerntopf  Habilitation 

Qit1 Qit  abc de
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